Part Number Hot Search : 
1N524 RLZ16 150U080 CX550 1002T EDC15 HK160 H07N60E
Product Description
Full Text Search
 

To Download AK8963N Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  [ ak8963 ] ms 1356 - e - 0 2 - 1 - 2013/ 10 ak8963 3 - axis electronic compass 1. features a 3 - axis electronic compass ic with high sensitive hall sensor technology. best adapted to pedestrian city navigation use for cell phone and other po r table appliance. functio ns: ? 3- axis magnetometer device suitable for compass application ? built - in a to d converter for magnetometer data out ? 14- /16 - bit selectable data out for each 3 axis magnetic components - sensitivity: 0.6 t/lsb typ. (14 - bit) 0.15 t/lsb typ. (1 6- bit) ? seri al interface - i 2 c bus interface. standard mode and fast mode compliant with philips i 2 c specification ver.2.1 - 4 - wire spi ? operation mode s : power - down, single m easurement, continuous measurement, external trigger measurement, self test and fuse rom acce ss. ? drdy function for measurement data ready ? magnetic sensor overflow monitor function ? built - in oscillator for internal clock source ? power on reset circuit ? self test function with built - in internal magnetic source operating temperatures: ? - 30 c to +8 5 c operating supply voltage: ? analog power supply +2.4v to +3.6v ? digital interface supply +1.65v to analog power supply voltage. current consumption: ? power - down: 3 a typ. ? measurement: - average power consumption at 8 hz repetition rate : 280 a typ. p ackage: ak8963c 14 - pin wl - csp (bga): 1.6 mm 1.6 mm 0.5 mm (typ.) AK8963N 16 - pin qfn package: 3.0 mm 3.0 mm 0.75 mm (typ.)
[ ak8963 ] ms 1356 - e - 0 2 - 2 - 2013/ 10 2. overview ak8963 is 3 - axis electronic compass ic with high sensitive hall sensor technology. small package of ak8963 i ncorporates magnetic sensors for detecting terrestrial magnetism in the x - axis, y - axis, and z - axis, a sensor driving circuit, signal amplifier chain, and an arithmetic circuit for processing the signal from each sensor. self test function is also incorpora ted. from its compact foot print and thin package feature, it is suitable for map heading up purpose in gps - equipped cell phone to realize pedestrian navigation function. ak8963 has the following features: (1) silicon monolithic hall - effect magnetic sensor w ith magnetic concentrator realizes 3 - axis magnetometer on a silicon chip. analog circuit, digital logic, power block and interface block are also integrated on a chip. (2) w ide dynamic measurement range and high resolution with lower current consumption. outp ut data resolution: 14- bit ( 0.6 t/lsb) 16- bit (0.15 t/lsb) measurement range: 4900 t average current at 8hz repetition rate : 280 a typ. (3) digital serial interface - i 2 c bus interface to control ak8963 functions and to read out the measured data by external cpu. a dedicated power supply for i 2 c bus interface can work in low - voltage apply as low as 1.65v. - 4 - wire spi is also supported. a dedicated power supply for spi can work in low - voltage apply as low as 1.65v. (4) drdy pin and register inform to sys tem that measurement is end and set of data in registers are ready to be read. (5) device is worked by on - chip oscillator so no external clock source is necessary. (6) self test function with internal magnetic source to confirm magnetic sensor operation on end pro ducts.
[ ak8963 ] ms 1356 - e - 0 2 - 3 - 2013/ 10 3. table of contents 1. features ...................................................................................................................................... 1 2. overview ..................................................................................................................................... 2 3. table of cont ents ........................................................................................................................ 3 4. circuit configuration .................................................................................................................... 5 4.1. block diagram ...................................................................................................................... 5 4.2. bloc k function ..................................................................................................................... 5 4.3. pin function ......................................................................................................................... 6 5. overall characteristics ................................................................................................................ 7 5. 1. absolute maximum ratings ................................................................................................. 7 5.2. recommended operating conditions ................................................................................. 7 5.3. electrical characteristics ..................................................................................................... 7 5.3.1. dc characteristics ........................................................................................................ 7 5.3.2. ac characteristics ........................................................................................................ 8 5.3.3. analog circuit characteri stics ...................................................................................... 9 5.3.4. 4 - wire spi ................................................................................................................... 10 5.3.5. i 2 c bus interface .......................................................................................................... 11 6. func tional explanation .............................................................................................................. 12 6.1. power states ...................................................................................................................... 12 6.2. reset functions ................................................................................................................. 12 6.3. operation modes ............................................................................................................... 13 6.4. description of each operation mode ................................................................................. 14 6.4.1. power - down mode ...................................................................................................... 14 6.4.2. single measurement mode ........................................................................................ 14 6.4.3. continuous measurement mode 1 and 2 ................................................................... 15 6.4.3.1. data re ady .......................................................................................................... 15 6.4.3.2. normal read sequence ...................................................................................... 15 6.4.3.3. data read start during measurement ................................................................ 16 6.4.3.4. data skip ............................................................................................................. 17 6.4.3.5. end operation ..................................................................................................... 17 6.4.3.6. magnetic sensor overflow .................................................................................. 18 6.4.4. external trigger measurement mode ......................................................................... 18 6.4.5. self - test mode ............................................................................................................. 19 6.4.6. fuse rom access mode ............................................................................................ 19 7. serial interface .......................................................................................................................... 20 7.1. 4 - wire spi .......................................................................................................................... 20 7.1.1. writing data ................................................................................................................ 20 7.1.2. reading data .............................................................................................................. 21 7.2. i 2 c bus interface ................................................................................................................ 22 7.2.1. data transfer .............................................................................................................. 22 7.2.1.1. change of data ................................................................................................... 22 7.2.1.2. start/stop condition ............................................................................................. 22 7.2.1.3. acknowledge ....................................................................................................... 23 7.2.1.4. slave address ..................................................................................................... 23 7.2.2. write instruction ...................................................................................................... 24 7.2.3. read instruction ........................................................................................................ 25 7.2.3.1. one byte read .................................................................................................. 25 7.2.3.2. multiple byte read ............................................................................................. 25 8. registers ................................................................................................................................... 26 8.1. description of registers ..................................................................................................... 26 8.2. register map ...................................................................................................................... 27 8.3. detailed description of registers ...................................................................................... 28 8.3.1. wia: device id ........................................................................................................... 28 8.3.2. info: information ....................................................................................................... 28 8.3.3. st1: status 1 .............................................................................................................. 28 8.3.4. hxl to hzh: measurement data ................................................................................ 29 8.3.5. st2: status 2 .............................................................................................................. 30 8.3.6. cntl1: control1 ......................................................................................................... 30
[ ak8963 ] ms 1356 - e - 0 2 - 4 - 2013/ 10 8.3.7. cntl2: control2 ......................................................................................................... 31 8.3.8. astc: self test control .............................................................................................. 31 8.3.9. ts1, ts2: test 1, 2 ..................................................................................................... 31 8.3.10. i2cdis: i 2 c disa ble .................................................................................................... 31 8.3.11. asax, asay, asaz: sensitivity adjustment values ................................................... 32 9. example of recommended external connection ..................................................................... 33 9.1. i 2 c bus interface ................................................................................................................ 33 9.2. 4 - wire spi .......................................................................................................................... 34 10. package .................................................................................................................................... 35 10.1. marking .............................................................................................................................. 35 10.2. pin assignment .................................................................................................................. 35 10.3. outline dimensions ............................................................................................................ 36 10.4. recommended foot print pattern ..................................................................................... 37 11. relationship between the magnetic field and output code .................................................... 38
[ ak8963 ] ms 1356 - e - 0 2 - 5 - 2013/ 10 4. ci rcuit configuration 4.1. block diagram 3 - axis hall sensor mux sda/si drdy chopper sw he - drive pre - amp integrator & adc interface, logic & register scl/sk vdd voltage reference timing control vid so osc1 csb magnetic source cad0 vss por fuse rom cad1 t st1 trig rsv rstn osc2 4.2. block function block function 3 - axis hall sensor monolithic hall element s . mux multiplexer for selecting hall elements. chopper sw performs chopping. he - drive magnetic sensor drive circui t for constant - current driving of sensor pre - amp fixed - gain differential amplifier used to amplify the magnetic sensor signal. integrator & adc integrates and amplifies pre - amp output and performs analog - to - digital conversion. osc1 generates an operatin g clock for sensor measurement. 12 mhz(typ . ) osc2 generates an operating clock for sequencer. 128khz(typ.) por power on reset circuit. generates reset signal on rising edge of vdd. interface logic & register exchanges data with an external cpu. drdy pin indicates sensor measurement end and data is ready to be read. i 2 c bus interface using two pins, namely, scl and sda. standard mode and fast mode are supported. the low - voltage specification can be supported by applying 1.65v to the vid pin. 4 - wire spi is also supported by sk, si, so and csb pins. 4 - wire spi works in vid pin voltage down to 1.65v, too. timing control generates a timing signal required for internal operation from a clock generated by the osc1. magnetic source generates magnetic field for s elf test of magnetic sensor. fuse rom fuse for adjustment
[ ak8963 ] ms 1356 - e - 0 2 - 6 - 2013/ 10 4.3. pin function qfn pin no. wlcsp pin no. pin name i/o power supply system type function 1 a1 drdy o vid cmos data ready output pin. ? h ? active. informs measurement ended and data is read y to be read. 2 a2 csb i vid cmos chip select pin for 4 - wire spi. ?l? active. connect to vid when selecting i 2 c bus interface. 3 a3 scl i vid cmos when the i 2 c bus interface is selected (csb pin is connected to vid) scl: control data clock input pin input: schmidt trigger sk when the 4 - wire spi is selected sk: serial clock input pin 5 a4 sda i/o vid cmos when the i 2 c bus interface is selected (csb pin is connected to vid) sda: control data inpu t/output pin input: schmidt trigger, output: open drain si i when the 4 - wire spi is selected si: serial data input pin 15 b1 vdd - - power analog power supply pin. 4 b3 rsv o vid cmos reserved. keep this pin electric ally non - connected. 6 b4 so o vid cmos when the i 2 c bus interface is selected (csb pin is connected to vid) hi - z output. keep this pin electrically non - connected. when the 4 - wire spi is selected serial data output pin 13 c1 vss - - power ground pin. 14 c2 tst 1 i vdd cmos test pin. pulled down by 100k internal resister. keep this pin electrically non - connected or connect to vss . 7 c3 trg i vid cmos external trigger pulse input pin. enabled only in external trigger mode. pulled down by 100k internal resister. when external trigger mode is not in use, keep this pin electrically non - connected or connect to vss. 8 c4 vid - - power digital interface positive power supply pin. 12 d1 cad0 i vdd cmos when the i 2 c bus in terface is selected (csb pin is connected to vid) cad0: slave address 0 input pin connect to vss or vdd. when the 4 - wire serial interface is selected connect to vss. 11 d2 cad1 i vdd cmos when the i 2 c bus interfac e is selected (csb pin is connected to vid) cad1: slave address 1 input pin connect to vss or vdd. when the 4 - wire serial interface is selected connect to vss. 10 d4 rstn i vid cmos reset pin. resets registers by setting to ? l ? . connect to vid when not in use.
[ ak8963 ] ms 1356 - e - 0 2 - 7 - 2013/ 10 5. overall characteristics 5.1. absolute maximum ratings v ss =0v parameter symbol min. max. unit power supply voltage ( v dd , v id ) v+ - 0.3 + 4.3 v input voltage vin - 0.3 (v+)+0.3 v input current iin - 10 ma storage temperature tst - 40 + 125 c (note 1) if the device is used in condition s exceeding these value s, the device may be destroyed. normal operation s are not guaranteed in such exceeding condition s. 5.2. recommended operating conditions v ss =0v parameter remark sy mbol min. typ. max. unit operating temperature ta - 30 + 85 c power supply voltage vdd pin voltage v dd 2. 4 3.0 3.6 v vid pin voltage v id 1. 65 v dd v 5.3. electrical characteristics the following condition s apply unless other wise noted: v dd =2. 4 v to 3.6v, v id =1. 65 v to v dd , temperature range= - 30 c to 85 c 5.3.1. dc characteristics parameter symbol pin condition min. typ. max. unit high level input voltage 1 vih1 csb rstn trg 70% v id v low level input voltage 1 vil1 30% v id v high level input voltage 2 vih 2 sk/ scl si/ sda 70 % v id vid+0.5 v low level input voltage 2 vil 2 - 0.5 3 0% v id v high level input voltage 3 vih3 cad0 cad1 70%v dd v low level input voltage 3 vil3 30%v dd v input current 1 iin 1 sk/ scl si/ sda csb rstn vin=v ss or v id - 10 +10 a input current 2 iin2 cad0 cad1 vin=vss or vdd - 10 +10 a input current 3 iin3 trg vin=vid 100 a input current 4 iin4 tst1 vin=vdd 100 a hysteresis input voltage (note 2) vhs scl sda v id 2v 5%v id v v id <2v 10%v id v high level out put voltage 1 voh1 so drdy ioh - 1 00a 80 % v id v low level out put voltage 1 vol 1 iol + 1 00a 20%v id v low level out put voltage 2 (note 3) (note 4) vol2 sda iol 3ma v id 2v 0.4 v iol 3ma v id <2v 20%v id v current consumption (note 5) idd1 vdd vid power - down mode v dd =v id = 3.0 v 3 10 a idd2 when magnetic sensor is driven 5 10 ma idd3 self - test mode 9 15 ma idd4 (note 6) 0.1 5 a (note 2) schmitt trigger input (reference value for design) (note 3) maximum load capacitance: 400pf (capacitive load of each bus line applied to the i 2 c bus interface) (note 4) output is open - drain. connect a pull - u p resistor externally. (note 5) without any resistance load (note 6) (case1)vdd=on, vid=on, rstn pin = ?l? . (case2)vdd=on, vid=off(0v),rstn pin = ?l? .
[ ak8963 ] ms 1356 - e - 0 2 - 8 - 2013/ 10 (case3)vdd=off(0v), vid=on . 5.3.2. ac characteristics parameter symbol pin condition min. typ. max. unit power supply rise time (note 7) psup vdd vid period of time that vdd (vid) changes from 0.2v to v dd (vid). (note 8) 50 m s por completion time (note 7) port period of time after psup to power - down mode (note 8) 100 s power supply turn off voltage sdv vdd vid turn off voltage to enable por to restart (note 8) 0.2 v power supply turn on interval (note 7) psint vdd vid period of time that voltage lower than sdv needed to be kept to enable por to restart (note 8) 100 s wait time before mode setting twat 100 s (note 7) reference value for desi gn (note 8) when por circuit detects the rise of vdd /vid voltage, it resets internal circuits and initializes the registers. after reset , ak8963 transits to power - down mode. parameter symbol pin condition min. typ. max. unit trigger i nput effective pulse width ttrigh trg 200 ns trigger input effective frequency (note 9) ttrigf trg 100 hz (note 9) the value when the period of time from the end of the measurement to the next trigger input is 1.3ms. vih ttrigh 0v psint : 100s psup : 50ms port : 100s power down mode powe down mode sdv:0.2 v vdd/(vid)
[ ak8963 ] ms 1356 - e - 0 2 - 9 - 2013/ 10 parameter symbol pin condition min. typ. max. unit reset inpu t effective pulse width ( ? l ? ) trstl rstn 5 s vil trstl 5.3.3. analog circuit characteristics parameter symbol condition min. typ. max. unit measurement data output bit dbit bit = ? 0 ? 14 bit bit = ? 1 ? 16 time for measurement tsm single measurement mode 7. 2 9 ms magnetic sensor sensitivity bse tc=25 c (note 10) 0.57 0.6 0.63 t / lsb bit = ? 0 ? b it = ? 1 ? 0.1425 0.15 0.1575 magnetic sensor measurement range (note 11) brg tc=25c (note 10) 491 2 t magnetic sensor initial offset (note 12) tc=25c bit = ? 0 ? - 500 500 lsb (note 10) value after sensitivity is adjusted using sensitivity fine adjustment data stored in fuse rom. (refer to 8.3.11 for how to adjust.) (note 11) reference value for design (note 12) va l u e of measurement data register on shipment without applying magnetic field on purpose .
[ ak8963 ] ms 1356 - e - 0 2 - 10 - 2013/ 10 5.3.4. 4 - wire spi 4- wire spi is compliant with mode 3 parameter symbol condition min. typ. max. unit cs b setup time tcs 50 ns data setup time ts 50 ns data hold time th 50 ns sk high time twh v id 2.5v 100 ns 2.5v>v id 1.65 v 150 ns sk low time twl v id 2.5v 100 ns 2.5v>v id 1.65 v 150 ns sk setup time tsd 50 ns sk to so delay time (note 13) tdd 50 ns cs b to so del ay time (note 13) tcd 50 ns sk ris e time (note 14) tr 100 ns sk fall time (note 14) tf 100 ns csb high time tch 150 ns (note 13) so load capacitance: 20pf (note 14) referen ce value for design . [ 4- wire spi ] csb sk si tcs s o ts tsd tcd th tdd hi - z hi - z twh twl tch [rise time and fall time] sk tr tf 0.9vid 0.1vid
[ ak8963 ] ms 1356 - e - 0 2 - 11 - 2013/ 10 5.3.5. i 2 c bus interface csb pin = ? h ? i 2 c bus interface is compliant with standard mode and fast mode. standard/fast mode is selected automat ically by fscl. (1) standard mode fscl 100khz symbol parameter min. typ. max. unit fscl scl clock frequency 100 khz thigh scl clock " high " time 4.0 s tlow scl clock " low " time 4.7 s tr sda and scl rise time 1.0 s tf sda and scl fall time 0.3 s thd:sta start condition hold time 4.0 s tsu:sta start condition setup time 4.7 s thd:dat sda hold time (vs. scl falling edge) 0 s tsu:dat sda setup time (vs. scl rising edge) 250 ns tsu:sto stop condition setup time 4.0 s tbuf b us free time 4.7 s (2) fast mode 100khz [ ak8963 ] ms 1356 - e - 0 2 - 12 - 2013/ 10 6. functional explanation 6.1. power states when vdd and vid are turned on from v dd= off (0v) and v id = off (0v) , all registers in ak8963 are initialized by por circuit and ak8963 transits to power - down mode. all the states in the table below can be set, although the transition from state 2 to state 3 and the transition from state 3 to state 2 are prohi bited. table 6 . 1 state vdd vid power state 1 off (0v) off (0v) off (0v). it doesn ? t affect external interface. d igital input pins other than scl and sda pin should be fixed to ? l ? (0v). 2 off (0v) 1.65v to 3.6v off (0v). it doesn ? t affect external interface. 3 2.4v to 3.6v off (0v) off (0v). it doesn ? t affect external interface. d igital input pins other than scl and sda pin should be fixed to ? l ? (0v). 4 2.4v to 3.6v 1.65v to v dd on 6.2. reset f unctions wh en the po wer state is on, always keep vid v dd. power - on reset (por) works until v dd reaches to the operation effective voltage (about 1.4v: reference value for design) on power - on sequence. after por is deactivated, all registers are initialized and transits to power down mode. when vdd =2.4 ~ 3. 6v, por circuit and v id monitor circuit are active. when vid=0v, ak8963 is in reset status and it consumes the current of reset state (idd4). ak8963 has four types of reset; (1) power on reset (por) when v dd rise is detected , por circuit operates, and ak8963 is reset. (2) vid monitor when v id is turned off (0v), ak8963 is reset. (3) reset pin (rstn) ak8963 is reset by reset pin. when reset pin is not used, connect to vid. (4) soft reset ak8963 is reset by setting srst bit. when ak8963 is reset, all registers are initializ ed and ak8963 transits to power - down mode.
[ ak8963 ] ms 1356 - e - 0 2 - 13 - 2013/ 10 6.3. operation modes ak8963 has following seven operation modes: (1) power - down mode ( 2) single measurement mode (3) continuous measurement mode 1 (4) continuous measurement mode 2 (5) external trigger measurement m ode (6) self - test mode (7) fuse rom access mode by setting cntl 1 register mode[ 3 :0] bits, the operation set for each mode is started . a transition from one mode to another is shown below. mode[3:0]=?00 01 ? mode[3:0]=?0000? transits automatically mode[3:0]=?00 10 ? mode[3:0]=?0000? mode[3:0]=?0 110 ? mode[3:0]=?0000? mode[3:0]=?01 00? mode[3:0]=?0000? mode[3:0]=?1000 mode[3:0]=?0000? transits automatically mode[3:0]=?1111 mode[3:0]=?0000? power - down mode continuous measurement mode 2 sensor is measured periodically in 100hz. transits to power - down mode by writing mode[3:0]=?0000? . self - test mode sensor is self - tested and the result is output. transits to power - down mode automatically. single measurement mode sensor is measured for one time and data is output. transits to power - down mode automatically after measurement ended. external trigger measurement mode sensor is measured for one time by external trigger. waits for next trigger after data is output. transits to power - down mode by writing mode[3:0]=?0000? . f use rom access mode turn on the circuit needed to read out fuse rom. transits to power - down mode by writing mode[3:0]=?000 0? . continuous measurement mode 1 sensor is measured periodically in 8hz. transits to power - down mode by writing mode[3:0]=?0000? . figure 6 . 1 operation modes when power is turned on, ak8963 is in power - down mode . when a specified value is set to mode[3:0], ak8963 transits to the specified mode and starts operation. when user wants to change operation mode, transit to powe r - down mode first and then transit to other modes. after power - down mode is set, at least 100 s(twat) is needed before setting another mode.
[ ak8963 ] ms 1356 - e - 0 2 - 14 - 2013/ 10 6.4. description of each operation mode 6.4.1. power - down mode p ower to almost all internal circuit s is turned off. all regi sters are accessible in power - down mode. however, fuse rom data cannot be read correctly. data stored in read/write registers are remained. they can be reset by soft reset. 6.4.2. single measurement mode when single measurement mode (mode[3:0]= ? 0001 ? ) is set, se nsor is measured , and after sensor measurement and signal processing is finished, measurement data is stored to measurement data registers (hxl to hzh), then ak8963 transits to power - down mode automatically. on transition to power - down mode, mode[3:0] turn es to ? 0000 ? . at the same time, drdy bit in st1 register turnes to ? 1? . this is called ? data ready ? . when any of measurement data register (hxl to hzh) or st2 register is read, drdy bit turnes to ? 0? . it remains ? 1? on transition from power - down mode to an other mode. drdy pin is in the same state as drdy bit. (refer to figure 6.2.) when sensor is measuring (measurement period), measurement data registers (hxl ~ hzh) keep the previous data. therefore, it is possible to read out data even in measurement period. data read out in measurement period are previous data. (refer to figure 6.3.) operation mode: single measuremnet power-down (1) (2) (3) measurement period measurement data register last data measurement data (1) data(2) data(3) drdy data read data(1) data(3) register write mode[3:0]="0001" mode[3:0]="0001" mode[3:0]="0001" figure 6 . 2 single measurement mode : when data i s read out of measurement period operation mode: single measuremnet power-down (1) (2) (3) measurement period measurement data register last data measurement data (1) data(2) data(3) drdy data read data(1) register write mode[3:0]="0001" mode[3:0]="0001" mode[3:0]="0001" figure 6 . 3 single measurement mode: when data read started during measurement period
[ ak8963 ] ms 1356 - e - 0 2 - 15 - 2013/ 10 6.4.3. continuous measurement mode 1 and 2 when continuous measureme nt mode 1 (mode[3:0]= ? 0010 ? ) or 2 (mode[3:0]= ? 0110 ? ) is set, sensor is measured periodically at 8hz or 100hz respectively. when sensor measurement and signal processing is finished, measurement data is stored to measurement data registers (hxl ~ hzh) and a ll circuits except for the minimum circuit required for counting cycle lentgh are turned off (pd). when the next measurement timing comes, ak8963 wakes up automatically from pd and starts measurement again. continuous measurement mode ends when power - down mode (mode[3:0]= ? 0000 ? ) is set. it repeats measurement until power - down mode is set. when continuous measurement mode 1 (mode[3:0]= ? 0010 ? ) or 2 (mode[3:0]= ? 0110 ? ) is set again while ak8963 is already in continuous measurement mode, a new measurement start s. st1, st2 and measurement data registers (hxl ~ hzh) will not be initialized by this. (n-1)th nth (n+1)th pd measurement pd measurement pd 8hz or 100hz figure 6 . 4 continuous measurem ent mode 6.4.3.1. data ready when measurement data is stored and ready to be read, drdy bit in st1 register turnes to ? 1? . this is called ? data ready ? . drdy pin is in the same state as drdy bit. when measurement is performed correctly, ak8963 becomes data ready on transition to pd after measurement. 6.4.3.2. normal read sequence (1) ch eck data ready or not by any of the following method. - polling drdy bit of st1 register - monitor drdy pin when data ready, proceed to the next step. (2) read st1 register (not needed when polling st1) drdy: shows data ready or not. not when ? 0? , data ready when ? 1? . dor: shows if any data has been skipped before the current data or not. there are no skipped data when ? 0? , there are skipped data when ? 1? . (3) read measurement data when any of measurement data register (hxl ~ hzh) or st2 register is read, ak8963 judges that data reading is started. when data reading is started, drdy bit and dor bit turnes to ? 0 ? . (4) read st2 register (required) hofl: shows if magnetic sensor is overflown or not. ? 0? means not overflown, ? 1? means overflown. when st2 register is read, ak896 3 judges that data reading is finished. stored measurement data is protected during data reading and data is not updated. by reading st2 register, this protection is released. it is required to read st2 register after data reading.
[ ak8963 ] ms 1356 - e - 0 2 - 16 - 2013/ 10 (n-1)th nth (n+1)th pd measurement pd measurement pd measurement data register (n-1)th nth (n+1) drdy data read st1 data(n) st2 st1 data(n+1) st2 figure 6 . 5 normal read sequesnce 6.4.3.3. data r ead s tart d uring m easurement when sensor is measuring (measurement period), measurement data registers (hxl ~ hzh) keep the previous data. therefore, it is possible to read out data even in measurement period. if data is started to be read during measurement period, previous data is read. (n-1)th nth (n+1)th pd measurement pd measurement pd measurement data register (n-1)th nth drdy data read st1 data(n) st2 st1 data(n) st2 figure 6 . 6 data read start during measuremnet
[ ak8963 ] ms 1356 - e - 0 2 - 17 - 2013/ 10 6.4.3.4. data s kip when nth data was not read before (n+1)th measurement ends, data ready remains until data is read. in this case, a set of measurement data is skipped so that dor bit turnes to ? 1? . (refer to figure 6.7) when data reading start ed after nth measurement ended and did not finish reading before (n+1)th measurement end ed, nth measurement data is protected to keep correct data. in this case, a set of measurement data is skipped and not stored so that dor bit turnes to ? 1? . (refer to figure 6.8) in both case, dor bit turnes to ? 0? at the next start of data reading. (n-1)th nth (n+1)th pd measurement pd measurement pd measurement data register (n-1)th nth (n+1) drdy dor data read st1 data(n+1) st2 figure 6 . 7 data skip: when data is not read (n-1)th nth (n+1)th (n+2)th pd measurement pd measurement pd measurement pd measurement data register (n-1)th nth (n+2) data register is protedted because data is being read not data ready drdy because data is not updated (n+1)th data is skipped dor data read st1 datan st2 st1 data(n+2) figure 6 . 8 data skip: when data read has not been finished before the next measurement ends 6.4.3.5. end operation set power - down mode (mode[3:0]=?0000?) to end continuous measurement mode.
[ ak8963 ] ms 1356 - e - 0 2 - 18 - 2013/ 10 6.4.3.6. magnetic sensor overflo w ak8963 has the limitation for measurement range that the sum of absolute values of each axis should be smaller than 4912 t. |x|+|y|+|z| < 4912t when the magnetic field exceeded this limitation, data stored at measurement data are not correct. t h is is called magnetic sensor overflow. when m agnetic s ensor o verlow occurs , hofl bit turns to ? 1? . when the next measurement start s, it returns to ? 0? . 6.4.4. external trigger measurement mode when external trigger measurement mode (mode[3:0]= ? 0100? ) is set, ak8963 waits for trigger input. when a pulse is input from trg pin, sensor measurement is started on the rising edge of trg pin. when sensor measurement and signal processing is finished, measurement data is stored to measurement data registers (hxl to hzh) and all circuits except for the minimum circuit required for trigger input waiting are turned off (pd state). when the next pulse i s input, ak8963 wakes up automatically from pd and starts measurement again. external trigger measurement mode ends when power - down mode (mode[3:0]= ? 0000 ? ) is set. ak8963 keeps waiting for the trigger input until the power - down mode is set. when external t rigger measurement mode (mode[3:0]= ? 0100? ) is set again while ak8963 is already in external trigger measurement mode, it starts to wait for the trigger input again. the trigger input is ignored while sensor is measuring. data read sequence and functions of read - only registers in external trigger measurement mode is the same as continuous measurement mode.
[ ak8963 ] ms 1356 - e - 0 2 - 19 - 2013/ 10 6.4.5. self - test mode self - test mode is used to check if the sensor is working normally . when self - test mode (mode[3:0]= ? 1000 ? ) is set, magnetic field is gener ated by the internal magnetic source and sensor is measured. measurement data is stored to measurement data registers (hxl to hzh), then ak8963 transits to power - down mode automatically. before setting self - test mode, write ? 1? to self bit of astc registe r. data read sequence and functions of read - only registers in self - test mode is the same as single measurement mode. when self - test is end, write ? 0? to self bit then proceed to other operation. (1) set power - down mode . (mode[3:0]= ? 0000 ? ) (2) write ? 1? to self bit of astc register (other bits in this register should be kept ? 0? ) (3) set self - test mode . (mode[3:0]= ? 1000 ? ) (4) check data ready or not by any of the following method. - polling drdy bit of st1 register - monitor drdy pin when data ready, proceed to the next step. (5) read measurement data (hxl to hzh) (6) write ? 0? to self bit of astc register (7) set power - down mode . (mode[3:0]= ? 0000 ? ) when measurement data read by the above sequence is in the range of following table after sen sitivity adjustment (refer to 8.3.11 ), ak8963 is working normally. 14- bit output (bit= ? 0? ) h x [15:0] h y [15:0] h z [15:0] criteria - 50 =< hx =< 50 - 50 =< hy =< 50 - 800 =< hz =< - 200 16- bit output (bit= ? 1? ) h x [15:0] h y [15:0] h z [ 15:0] criteria - 200 =< hx =< 200 - 200 =< hy =< 200 - 3200 =< hz =< - 800 6.4.6. fuse rom access mode fuse rom access mode is used to read fuse rom data. sensitivity adjustment data for each axis is stored in fuse rom. set fuse rom access mode (mode[3:0]= ? 1111 ? ) before reading fuse rom data. when fuse rom access mode is set, circuits reauired for reading fuse rom are turned on. after reading fuse rom data, set power - down mode (mode[3:0]= ? 0000 ? ) before the transition to another mode .
[ ak8963 ] ms 1356 - e - 0 2 - 20 - 2013/ 10 7. serial interface ak8963 su pports i 2 c bus interface and 4 - wire spi . a selection is made by csb pin. when used as 3 - wire spi, set si pin and so pin wired - or externally. csb pin=?l?: 4- wire spi csb pin=?h?: i 2 c bus interface 7.1. 4 - wire spi the 4- wire spi consists of four digital signal l ines: sk, si, so, and cs b , and is provided in 16bit protocol . data consists of read/write control bit (r/w), register address (7bits) and control data (8bits). to read out all axes measuremen data (x, y, z), an option to read out more than one byte data u sing automatic inc r ement command is available. (sequencial read operation ) csb pin is low active. input data is taken in on the rising edge of sk pin, and output data is changed on the falling edge of sk pin. (spi mode3) communication starts when csb pin transits to ?l? and stops when csb pin transits to ? h ? . sk pin must be ? h ? during csb pin is in transition. also, it is prohibited to change si pin during csb pin is ? h ? and sk pin is ? h ? . 7.1.1. writing data input 16 bits data on si pin in synchronous with the 16- bit serial clock input on sk pin. out of 16 bits input data, the first 8 bits specify the r/w control bit (r/w= ? 0 ? when writing) and register address (7bits) , and the latter 8 bits are control data (8bits) . when any of addresses listed on table 8.1 is input , ak8963 recognizes that it is selected and takes in latter 8 bits as setting data. if the number of clock pulses is less than 16 , no data is written. if the number of clock pulses is more than 16, data after the 16th clock pulse on si pin are ignored. it is not compliant with sereal write operation for multiple addresses . csb sk si (input) 1 rw so (output) hi - z a6 a5 a4 a3 a2 a1 a0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 d7 d6 d5 d4 d3 d2 d1 d0 figure 7 . 1 4 - wire spi writing data
[ ak8963 ] ms 1356 - e - 0 2 - 21 - 2013/ 10 7.1.2. reading data input the r/w control bit (r/w= ? 1 ? ) and 7 bit register address on si pin in synchronous with the first 8 bits of the 16 bits of a serial clock input on sk pin. then ak8963 outputs the data held in the specified register with msb first from so pin. when clock s are input continuously after one byte of data is read, the address is incremented and data in the next address is output. accordingly, after the falling edge of the 1 5 th clock and cs b pin is ? l ? , the data in the next address is output on so pin. when cs b pin is dri ven ? l ? to ? h ? , so pin is placed in the high - impedance state. ak8963 has two incrementation lines; 0 0h ~ 0 c h and 10h ~ 12h. for example, data is read as follows: 0 0h - > 0 1h ... - > 0b h - > 0c h - > 0 0h - > 0 1h ..., or 10h - > 11h - > 12h - > 10h ? 0dh and 0eh are reserved addresses. do not access to those addresses. when specified address is other than 00h ~ 12h, ak8963 recognizes that it is not selected and keeps so pin in high- impedance state. therefore, user can use other addresses for other devices. csb sk si (input) 1 rw so (output) hi - z a6 a5 a4 a3 a2 a1 a0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 d7 d6 d5 d4 d3 d2 d1 d0 hi - z figure 7 . 2 4 - wire spi reading data
[ ak8963 ] ms 1356 - e - 0 2 - 22 - 2013/ 10 7.2. i 2 c bus interface the i 2 c bus interface of ak8963 supports the standard mode (100 khz max.) and the fast mode (400 khz max.) . 7.2.1. data transfer to access a k8963 on the bus , generate a start condition first. next, transmit a one - byte slave address including a device address . at this time, ak8963 compares the slave address with its own address . if these addresses match, ak8963 generates an acknowledgement , and then executes read or write instruction . at the en d of instruction execution , generate a stop condition . 7.2.1.1. change of data a change of data on the sda line must be made during "low" period of the clock on the scl line . when the clock signal on the scl line is "high", the state of the sda line must be stable. ( data on the sda line can be changed only when the clock signal on the scl line is "low".) during the scl line is "high", the state of data on the sda line is changed only when a start condition or a sto p condition is generated. scl sda data line stable : data valid change of data allowed figure 7 . 3 data change 7.2.1.2. start/stop condition if the sda line is driven to "low" from "high" when the scl line is "high", a start condition is generated . every instruction start s with a start condition. if the sda line is driven to "high" from "low" when the scl line is "high", a stop condition is generated . every instruction stops with a stop condition. scl sda stop condition start condition figure 7 . 4 start and stop conditions
[ ak8963 ] ms 1356 - e - 0 2 - 23 - 2013/ 10 7.2.1.3. acknowledge the ic that is transmitting data releases the sda line (in the "high" state ) after sending 1- byte data. the ic that receive s the data drives the sda line to "low" on the next clock pulse. this operation is referred as acknowledge . with this operation , whether data has been transferred successfully can be checked. ak8963 generate s an acknowledge after reception of a start condition and slave address. when a write instruction is execut ed , ak8963 generates an acknowledge after every byte is received . when a read instruction is executed , ak8963 generate s an acknowledge then transfers the data stored at the specified address . next, ak8963 releases the sda line then monitors the sda line . i f a master ic generates an acknowledge instead of a stop condition , ak8963 transmits the 8bit data stored at the next address . if no acknowledge is generated , ak8963 stops data transmission. scl from master acknowledge data output by transmitter data output by receiver 1 9 8 start condition clock pulse for acknowledge not acknowledge figure 7 . 5 generation of acknowledge 7.2.1.4. slave address the slave address of ak8963 can be selected from the following list by setting cad0/1 pin. when cad pin is fixed to vss, the corresponding slave address bit is ? 0? . when cad pin is fixed to vd d, the corresponding slave address bit is ? 1? . table 7 . 1 slave address and cad0/1 pin cad1 cad0 slave address 0 0 0ch 0 1 0dh 1 0 0eh 1 1 0fh msb lsb 0 0 0 1 1 cad1 cad0 r/w figure 7 . 6 slave address the first byte including a slave address is transmitted after a start condition , and an ic to be accessed is selected f rom the ics on the bus according to the slave address . when a slave address is transferre d , the ic whose device address matches the transferred slave address generates an acknowledge then execute s an instruction . the 8th bit (least significant bit) of the first byte is a r/w bit. when the r/w bit is set to " 1" , read instruction is executed . wh en the r/w bit is set to " 0" , write instruction is executed .
[ ak8963 ] ms 1356 - e - 0 2 - 24 - 2013/ 10 7.2.2. write instruction when the r/w bit is set to "0", ak8963 performs write operation . in write operation , ak8963 generates an acknowledge after receiving a start condition and the first byte ( slav e address ) then receive s the second byte. the second byte is used to specify the address of an int ernal control register and is based on the msb - first configuration . msb lsb a7 a6 a5 a4 a3 a2 a1 a0 figure 7 . 7 register address after receiving the second byte ( register address ), ak8963 generates an acknowledge then receive s the third byte. the third and the following bytes represent control data . control data consists of 8 bits and is based on the msb - first c onfiguration . ak8963 generates an acknowledge after every byte is received. data transfer always stops with a stop condition generated by the master. msb lsb d7 d6 d5 d4 d3 d2 d1 d0 figure 7 . 8 contro l data ak8963 can write multiple bytes of data at a time. after reception of the third byte ( control data ), ak8963 generates an acknowledge then receives the next data. if additional data is received instead of a stop condition after receiving one byte of data , the address counter inside the lsi chip is automatically incremented and the data is written at the next address. the address is incremented from 00h to 0ch or from 10h to12h. when the address is in 00h ~ 0ch, the address goes back to 00h after 0ch. w hen the address is in 10h ~ 12h, the address goes back to 10h after 12h. actual data is written only to read/write registers ( refer to 8.2 ). sda s t a r t a c k a c k s slave address a c k register address(n) data(n) p s t o p data(n+x) a c k data(n+1) a c k a c k r/w= " 0 " figure 7 . 9 write instruction
[ ak8963 ] ms 1356 - e - 0 2 - 25 - 2013/ 10 7.2.3. read instruction when the r/w bit is set to "1", ak8963 performs read operation. if a master ic generates an acknowledge instead of a stop condition after ak8963 transfers the data at a specified address , the data at the next address can be read. address can be 0 0 h ~ 0c h and/or 10h ~ 12h.when address is counted up to 0ch in 00h ~ 0ch, the next address returns to 00h. when address is counted up to 12h in 10h ~ 12h, the next address returns to 10h. ak8963 supports one byte read and multiple byte re ad . 7.2.3.1. one byte read ak8963 has an address counter inside the lsi chip. in current address read operation , the data at an address specified by this counter is read. the internal address counter holds the next address of the most recently accessed address. fo r example , if the address most recently accessed (for read instruction ) is address "n", and a current address read operation is attempted, the data at address "n+1" is read. in one byte read operation , ak8963 generates an acknowledge after receiving a slav e address for the read instruction (r/w bit= " 1" ). next, ak8963 transfers the data specified by the internal address counter starting with the next clock pulse , then increments the internal counter by one. if the master ic generates a stop condition instead of an acknowledge after ak8963 transmits one byte of data , the read operation stops. sda s t a r t a c k a c k s slave address a c k data(n) data(n+1) p s t o p data(n+x) a c k data(n+2) a c k r/w= " 1 " figure 7 . 10 one byte read 7.2.3.2. multiple byte read by multiple byte read operation , data at an arb itrary address can be read. the multiple byte read operation require s to execute write instruction as dummy before a slave address for the read instruction (r/w bit="1") is transmitted . in random read operation , a start condition is first generated then a slave address for the write instruction (r/w bit="0") and a read address are transmitted sequentially. after ak8963 generat es an acknowledge in response to this address transmission, a start condition and a slave address for the read instruction (r/w bit= " 1" ) are generated again. ak8963 generates an acknowledge in response to this slave address transmission. next, ak8963 transfers the data at the specified address then increments the internal address counter by one. if the master ic generates a stop condition instead of an acknowledge after data is transferred , the read operation stops. sda s t a r t a c k a c k s slave address a c k register address(n) data(n) p s t o p data(n+x) a c k data(n+1) a c k r/w= " 0 " s t a r t a c k s slave address r/w= " 1 " figure 7 . 11 multiple byte read
[ ak8963 ] ms 1356 - e - 0 2 - 26 - 2013/ 10 8. register s 8.1. description of registers ak8963 has registers of 20 addresses as indicated in table 8.1. every address consists of 8 bits data. data is transferred to or received from the external cpu via the serial interface described previously. table 8 . 1 register table name address read/ write description bit width explanation wia 00h read device id 8 info 01h read information 8 st1 02h read status 1 8 data status hxl 03h read measurement data 8 x - axis data hxh 04h 8 hyl 05h 8 y - axis data hyh 06h 8 hzl 07h 8 z - axis data hzh 08h 8 st2 09h read status 2 8 data status cntl1 0ah read/ write control 1 8 function control cntl2 0bh control 2 8 astc 0ch read/ write self - test 8 ts1 0dh read/ write test 1 8 do no t access ts2 0eh read/ write test 2 8 do not access i2cdis 0fh read/ write i 2 c disable 8 asax 10 h read x - axis sensitivity adjustment value 8 fuse rom asay 11 h read y - axis sensitivity adjustment value 8 fuse rom asaz 12 h read z - axis sensitivity adjust ment value 8 fuse rom rsv 13h read reserved 8 do not access addresses 00 h ~ 0c h and 10h ~ 12h are compliant with automatic increment function of serial interface respectively. values of addresses 10h ~ 12h can be read only in fuse rom access mode. in other mo des, read data is not correct.
[ ak8963 ] ms 1356 - e - 0 2 - 27 - 2013/ 10 8.2. register map table 8 . 2 register map 00h wia 0 1 0 0 1 0 0 0 01h info info7 info6 info5 info4 info3 info2 info1 info0 02h st1 - 0 0 - 0 0 dor drdy 03 h hx l hx7 hx6 hx5 hx4 hx3 hx2 hx1 hx0 04h hxh hx15 hx14 hx13 hx12 hx11 hx10 hx9 hx8 0 5 h hy l hy7 hy6 hy5 hy4 hy3 hy2 hy1 hy0 06h hyh hy15 hy14 hy13 hy12 hy11 hy10 hy9 hy8 07h hzl hz7 hz6 hz5 hz4 hz3 hz2 hz1 hz0 08 h hzh hz15 hz14 hz13 hz12 hz11 hz10 hz9 hz8 09h st2 0 0 0 bitm hofl 0 0 0 write/read r egister 0ah cntl 1 0 0 0 bit mode3 mode2 mode1 mode0 0bh cntl2 0 0 0 0 0 0 0 srst 0ch astc - self - - - - - - 0dh ts1 - - - - - - - - 0eh ts2 - - - - - - - - 0fh i 2cdis i2cdis7 i2cdis6 i2cdis5 i2cdis4 i2cdis3 i2cdis2 i2cdis1 i2cdis 0 read - only register 10h asax coefx7 coefx6 coefx5 coefx4 coefx3 coefx2 coefx1 coefx0 11h asay coefy7 coefy6 coefy5 coefy4 coefy3 coefy2 coefy1 coefy0 12h asaz coefz7 coefz6 coefz5 coe fz4 coefz3 coefz2 coefz1 coefz0 13h rsv - - - - - - - - when vdd is turned on , por function works and all register s of ak8963 are initialized regardless of vid status. to write data to or to read data from register, vid must be on. ts1 and ts2 are test registers for shipment test. do not use these registers. rsv is reserved register. do not use this register.
[ ak8963 ] ms 1356 - e - 0 2 - 28 - 2013/ 10 8.3. detailed description of registers 8.3.1. wia: device id addr register name d7 d6 d5 d4 d3 d2 d1 d0 read - only register 00h wia 0 1 0 0 1 0 0 0 devic e id of akm. it is described in one byte and fixed value. 48h: fixed 8.3.2. info: information addr register name d7 d6 d5 d4 d3 d2 d1 d0 read - only register 01h info info7 info6 info5 info4 info3 info2 info1 info0 info[7:0]: device information for akm. 8.3.3. st 1 : status 1 addr register name d7 d6 d5 d4 d3 d2 d1 d0 read - only register 02 h st 1 - 0 0 - 0 0 dor drdy reset 0 0 0 0 0 0 0 0 drdy : data ready "0": normal "1": data is ready drdy bit turns to ? 1? when data is ready in single measurement mode , continuous measurement mode1, 2, external trigger measurement mode or self - test mode. it returns to ? 0? when any one of st2 register or measurement data register (hxl ~ hzh) is read. dor : data overrun "0": normal " 1" : data overrun dor bit turns to ?1? when data has b een skipped in continuous measurement mode or external trigger measurement mode. it returns to ?0? when any one of st2 register or measurement data register (hxl ~ hzh) is read.
[ ak8963 ] ms 1356 - e - 0 2 - 29 - 2013/ 10 8.3.4. hx l to hzh : measurement data addr register name d7 d6 d5 d4 d3 d2 d1 d0 re ad - only register 03h hxl hx7 hx6 hx5 hx4 hx3 hx2 hx1 hx0 04h hxh hx15 hx14 hx13 hx12 hx11 hx10 hx9 hx8 05h hyl hy7 hy6 hy5 hy4 hy3 hy2 hy1 hy0 06h hyh hy15 hy14 hy13 hy12 hy11 hy10 hy9 hy8 07h hzl hz7 hz6 hz5 hz4 hz3 hz2 hz1 hz0 08h hzh hz15 hz14 hz1 3 hz12 hz11 hz10 hz9 hz8 reset 0 0 0 0 0 0 0 0 measurement data of m agnetic sensor x - axis/y - axis/z - axis hx l [7:0]: x - axis measurement data lower 8bit hxh[ 15: 8 ]: x - axis measurement data higher 8bit hyl[7:0]: y - axis measurement data lower 8bit hyh[ 15: 8 ]: y - axis measurement data higher 8bit hzl[7:0]: z - axis measurement data lower 8bit hzh[ 15 : 8 ]: z - axis measurement data higher 8bit measuremnet data is stored in two ? s complement and little endian format. measurement range of each axis is - 8190 ~ +81 90 in decim al in 14 - bit output, and - 32760 ~ 32760 in 16 - bit output . table 8 . 3 measurement data format measurem e nt data (each axis) [15:0] magnetic flux density [t] two?s complement hex decimal 14 - bit output 000 1 1 111 1111 11 10 1 ff e 81 90 491 2 (max.) | | | | 0000 0000 0000 0001 0001 1 0.6 0000 0000 0000 0000 0000 0 0 1111 1111 1111 1111 ffff - 1 - 0.6 | | | | 111 0 0000 0000 0 010 e00 2 - 81 90 - 491 2 (min.) 16 - bit output 0 11 1 1111 1111 1 0 00 7 ff 8 32760 4912(max.) | | | | 0000 0000 0000 0001 0001 1 0. 15 0000 0000 0000 0000 0000 0 0 1111 1111 1111 1111 ffff - 1 - 0. 15 | | | | 1 00 0 0000 0000 100 0 8008 - 32760 - 4912(min.)
[ ak8963 ] ms 1356 - e - 0 2 - 30 - 2013/ 10 8.3.5. st2: status 2 addr register name d7 d6 d5 d4 d3 d2 d1 d0 read - only register 09h st2 0 0 0 bitm hofl 0 0 0 reset 0 0 0 0 0 0 0 0 hofl : magnetic sensor overflow "0": normal "1": magnetic sensor overflow occ urr ed in single measurement mode , continuous measurement mode, external trigger measurement mode and self - test mode, magnetic sensor may overflo w even though measurement data regiseter is not saturated . in this case, measurement data is not correct and hofl bit turns to ? 1? . when next measurement stars, it returns to ? 0? . refer to 6.4.3.6 for detailed information. bit m : output bit setting (mirror) "0": 14- bit output "1": 16- bit output mirror data of bit bit of cntl1 register. st2 register has a role as data reading end register, also. when any of measurement data register is read in continuous measurement mode or exte rnal trigge r measurement mode, it means data reading start and taken as data reading until st2 register is read. therefore, when any of measurement data is read, be sure to read st2 register at the end. 8.3.6. cntl 1 : control 1 addr register name d7 d6 d5 d4 d3 d 2 d1 d0 write/read register 0ah cntl 1 0 0 0 bit mode3 mode2 mode1 mode0 reset 0 0 0 0 0 0 0 0 mode[ 3 :0] : operation mode setting " 00 00": power - down mode " 0001": single measurement mode " 00 10": continuous measurement mode 1 " 0 110": continuous measur ement mode 2 " 0 100": external trigger measurement mode " 1000": self - test mode " 1111" : fuse rom access mode o ther code settings are prohibited bit : output bit setting "0": 14- bit output "1": 16- bit output when each mode is set, ak8963 transits to the set mode. refer to 6.3 for detailed information.
[ ak8963 ] ms 1356 - e - 0 2 - 31 - 2013/ 10 8.3.7. cntl2 : control2 addr register name d7 d6 d5 d4 d3 d2 d1 d0 write/read register 0bh cntl2 0 0 0 0 0 0 0 srst reset 0 0 0 0 0 0 0 0 srst : soft reset " 0": normal " 1": reset whe n ? 1? is set, all registers are initialized. after reset, srst bit turns to ? 0? automatically. 8.3.8. astc: self test control addr register name d7 d6 d5 d4 d3 d2 d1 d0 write/read register 0ch astc - self - - - - - - reset 0 0 0 0 0 0 0 0 self : self test co ntrol " 0": normal " 1": generate magnetic field for self - test do not write ? 1? to any bit other than self bit in astc register. if ? 1? is written to any bit other than self bit, normal measurement can not be done. 8.3.9. ts1, ts2: test 1, 2 addr register name d 7 d6 d5 d4 d3 d2 d1 d0 write/read register 0dh ts1 - - - - - - - - 0eh ts2 - - - - - - - - reset 0 0 0 0 0 0 0 0 ts1 and ts2 registers are test registers for shipment test. do not use these registers. 8.3.10. i2cdis: i 2 c disable addr register name d7 d6 d5 d4 d3 d2 d1 d0 write/read register 0fh i2cdis i2cdis7 i2cdis6 i2cdis5 i2cdis4 i2cdis3 i2cdis2 i2cdis1 i2cdis 0 reset 0 0 0 0 0 0 0 0 this register disables i 2 c bus interface. i 2 c bus interface is enabled in default. to disable i 2 c bus interface , write ? 00011011 ? to i2cdis register. then i 2 c bus interface is disabled. once i 2 c bus interface is disabled, it is impossible to write other value to i2cdis register . to enable i 2 c bus interface, reset ak8963 or input start condition 8 times continuously .
[ ak8963 ] ms 1356 - e - 0 2 - 32 - 2013/ 10 8.3.11. asax , asay, asaz : sensitivity adjustment values addr register name d7 d6 d5 d4 d3 d2 d1 d0 read - only register 10h asax coefx7 coefx6 coefx5 coefx4 coefx3 coefx2 coefx1 coefx0 11h asay coefy7 coefy6 coefy5 coefy4 coefy3 coefy2 coefy1 coefy0 12h asaz coefz7 coefz6 coefz5 coefz4 coefz3 coefz2 coefz1 coefz0 reset - - - - - - - - sensitivity adjustment data for each axis is stored to fuse rom on shipment. asax [ 7: 0] : magnetic sensor x - axis sensitivity adjustment value a say [ 7: 0] : magnetic sensor y - axis sensi tivity adjustment value asaz [7:0]: magnetic sensor z - axis sensitivity adjustment value the sensitivity adjustment is done by the equation below ; ( ) ? ? ? ? ? ? + ? = 1 128 5 . 0 128 asa h hadj , where h is the measurement data read out from the measure ment data register, asa is the sensitivity adjustment value , and hadj is the adjusted measurement data.
[ ak8963 ] ms 1356 - e - 0 2 - 33 - 2013/ 10 9. example of recommended external connection 9.1. i 2 c bus interface pins of dot circle should be kept non- connected . <AK8963N> same as ak8963c. ak8963c (top v iew) interrupt host cpu i 2 c i/f power for i/f vid power 1. 65 v~v dd vdd power 2. 4 v~3.6v 0.1f 0.1f tst2 rstn vid so sda /si trg rsv scl /sk csb tst1 cad0 cad1 vss vdd drdy slave address select cad1 cad0 address vss vss 0 0 0 1 1 0 0 r/w vss vd d 0 0 0 1 1 0 1 r/w vd d vss 0 0 0 1 1 1 0 r/w v d d v d d 0 0 0 1 1 1 1 r/w gpib 4 3 2 1 d c b a
[ ak8963 ] ms 1356 - e - 0 2 - 34 - 2013/ 10 9.2. 4 - wire spi pins of dot circle should be kept non- connected . <AK8963N> same as ak8963c. ak8963c (top view) interrupt host cpu spi i/f power for i/f vid power 1. 65 v~v dd vdd power 2. 4 v~3.6v 0.1f 0.1f tst2 rstn vid so sda / si trg rsv scl / sk csb tst1 cad0 cad1 vss vdd drdy gpib 4 3 2 1 d c b a
[ ak8963 ] ms 1356 - e - 0 2 - 35 - 2013/ 10 10. package 10.1. marking < ak8963c > ? product name: 8963 ? date co de: x 1 x 2 x 3 x 4 x 5 x 1 = id x 2 = year c ode x 3 x 4 = week code x 5 = lot < AK8963N > ? company logo: akm ? product name: 8963 ? date co de: x 1 x 2 x 3 x 4 x 5 x 1 = id x 2 = year code x 3 x 4 = week code x 5 = lot 10.2. pin assignment 4 3 2 1 d rstn cad1 cad0 c vid trg tst1 vss b so rsv vdd a sda/si scl/sk csb drdy <AK8963N> 14 so ak8963 n < top v iew > 15 trg 16 vid 8 7 rsv 4 scl/sk 3 nc 9 rstn 10 cad0 11 cad1 12 csb 2 6 t st1 drdy 5 vss 13 sda/si vdd nc 1 akm 89 63 x 1 x 2 x 3 x 4 x 5 8963 x 1 x 2 x 3 x 4 x 5
[ ak8963 ] ms 1356 - e - 0 2 - 36 - 2013/ 10 10.3. outline dimensions [mm] <AK8963N> [mm] 0.05 c 0.57 max. c 0.40 0.13 0 . 4 1.2 1.2 0. 4 0.24 0.03 4 3 2 1 1.59 0.03 d 1.59 0.03 c b a 1 2 3 4 3 .0 0 0. 05 1 4 8 5 1 2 9 13 16 3 .0 0 0. 05 a b 0.75 0. 05 0.05 c 0. 50 ref. 0 . 25 0. 05 1.8 0.1 0 4 1 1.8 0.1 0 0. 25 ref. 0.35 0.1 0 8 5 13 16 9 12 c 0. 25 0.10 m c a b 16x 0. 45 ref.
[ ak8963 ] ms 1356 - e - 0 2 - 37 - 2013/ 10 10.4. recommended foot print pattern [mm] <AK8963N> [mm] 2.25 0.5 75 0.30 0.50
[ ak8963 ] ms 1356 - e - 0 2 - 38 - 2013/ 10 11. relationship between the magnetic field and output code the measurement data increases as the mag netic flux density increases in the arrow directions. <AK8963N> important notice ? these products and their specifications are subject to change without notice. when you consider any use or application of these produc ts, please make inquiries the sales office of asahi kasei microdevices corporation (akm) or authorized distributors as to current status of the products. ? akm assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein. ? any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to cust oms and tariffs, currency exchange, or strategic materials. ? akm products are neither intended nor authorized for use as critical components note1) in any safety, life support, or other hazard related device or system note2) , and akm assumes no responsibility for such use, except for the use approved with the express written consent by representative director of akm. as used here: note1) a critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or i ndirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. note2) a hazard related device or system is one designed or intended for life sup port or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failu re to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. ? it is the responsibility of the buyer or distributor of akm products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold akm harmless from any and all claims arising fro m the use of said product in the absence of such notification . 8963 xxxxx y z x 8963 xxxxx 8963 xxxxx y z x akm 8963 xxxxx y z x akm 8963 xxxxx akm 8963 xxxxx y z x y z x


▲Up To Search▲   

 
Price & Availability of AK8963N

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X